

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11)

EP 0 751 565 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
02.01.1997 Bulletin 1997/01

(51) Int. Cl.⁶: H01L 23/498

(21) Application number: 96110472.6

(22) Date of filing: 28.06.1996

(84) Designated Contracting States:
DE FR GB NL

(30) Priority: 30.06.1995 JP 165792/95

(71) Applicant: NITTO DENKO CORPORATION
Osaka 567 (JP)

(72) Inventors:

- Ouchi, Kazuo
Ibaraki-shi, Osaka 567 (JP)
- Morita, Shoji
Ibaraki-shi, Osaka 567 (JP)


- Hino, Atsushi
Ibaraki-shi, Osaka 567 (JP)
- Sugimoto, Masakazu
Ibaraki-shi, Osaka 567 (JP)

(74) Representative: von Kreisler, Alek, Dipl.-Chem. et al
Patentanwälte,
von Kreisler-Selting-Werner,
Bahnhofsvorplatz 1 (Deichmannhaus)
50667 Köln (DE)

(54) Film carrier for semiconductor device

(57) A film carrier comprising, on a laminate of an insulating layer and a conductive circuit, a conductive part to be connected to an external substrate and an energy introduction part to supply an energy to connect a semiconductor element, a semiconductor device, and a method for mounting a semiconductor element. The present invention has enabled provision of fine-pitched or highly dense wiring of a semiconductor element, and assures easy and dependable electric connection of a film carrier to a semiconductor element. The construction of the present invention wherein an energy for connection is supplied from the energy introduction part to make a connection of a film carrier to semiconductor element is advantageous in that attenuation of the energy for connection due to an insulating layer occurs less, since the energy for connection can be directly introduced into conductive circuit, thus enabling efficient utilization of the energy, which in turn permits easy and efficient mounting of a semiconductor element.

FIG. 1



EP 0 751 565 A2

Description**FIELD OF THE INVENTION**

The present invention relates to a film carrier used for mounting a semiconductor element, a semiconductor device comprising a semiconductor element mounted on said film carrier, and a method for mounting a semiconductor element on said film carrier.

BACKGROUND OF THE INVENTION

A semiconductor element has been conventionally mounted by a film carrier method. According to this film carrier method, a lead on a film carrier and an electrode of a semiconductor element are connected via a conductive protrusion (hereinafter to be referred to as a bump) for connection, with the aid of which the semiconductor element is mounted.

In said film carrier method, a bump is conventionally formed on an electrode surface of a semiconductor element using gold, etc. In so doing, an adhesive metal layer of, for example, titanium and chromium, and a barrier metal layer of, for example, copper, platinum and palladium for prevention of the diffusion of bump metals need to be formed on the electrode surface before forming a bump. As a result, the fabrication becomes extremely complicated. In addition, the semiconductor element and the electrode surface may be contaminated or damaged while forming a bump on the electrode surface of the semiconductor element.

To avoid such problems, it is suggested to form a bump not on the electrode surface of a semiconductor element, but on the side of the lead on a film carrier. In this method, however, it may be difficult to form corresponding circuits or bumps on the film carrier when the wiring of the semiconductor element becomes fine-pitched or highly dense.

It is suggested, therefore, to use, instead of the aforementioned bumps, an anisotropic conductive film having a conductivity in the direction of the thickness of the film. Such anisotropic conductive film contains conductive particles such as carbon black and metal particles oriented in the direction of the thickness of the insulating film and dispersed therein. However, this anisotropic conductive film is associated with difficulties in that insufficient orientation of the conductive particles leads to an uncertain electrical connection between the lead on the film carrier and the electrode of the semiconductor element, which in turn causes poor connection reliability and greater electric resistance at the connected part.

It is therefore an object of the present invention to overcome problems found in the conventional film carrier method and to provide a film carrier permitting a fine-pitched or highly dense wiring of a semiconductor element and capable of easy, positive and efficient electrical connection to the electrode of a semiconductor element.

5 A semiconductor element mounted on a film carrier is often protected by sealing same with an insulating resin. When the film carrier has an exposed conductive circuit, however, an insulating sealant resin directly contacts said conductive circuit. The metal constituting the conductive circuit and the insulating resin adhere poorly to each other, allowing water in the air and other substances to intrude into the interface of the two to possibly degrade the reliability of the semiconductor device obtained.

10 It is then suggested to cover the entire surface of the conductive circuit with an insulating layer to prevent exposure of the conductive circuit (Japanese Patent Unexamined Publication No. 77293/1994). According to this construction, the conductive circuit is protected with the insulating layer, so that the above-mentioned intrusion of water etc. is prevented.

15 Another object of the present invention is to provide a semiconductor device which has been miniaturized in line with the fine-pitched or highly dense wiring of semiconductor elements, which is capable of ensuring the electric connection between the electrode of a semiconductor element and a film carrier, and which permits easy and efficient fabrication.

20 25 A still another object of the present invention is to provide a method for mounting a semiconductor element, which permits a fine-pitched or highly dense wiring of a semiconductor element, and which is capable of ensuring, with ease, the electric connection between the electrode of a semiconductor element and a film carrier.

SUMMARY OF THE INVENTION

30 35 The film carrier of the present invention comprises, on a laminate of an insulating layer and a conductive circuit, a conductive part to be connected to an external substrate and an energy introduction part to supply energy for connecting a semiconductor element.

40 The semiconductor device of the present invention comprises a semiconductor element mounted on the film carrier of the present invention.

45 The method of the present invention for mounting a semiconductor element on the film carrier comprises bringing the electrode of a semiconductor element into contact with the conductive circuit of the film carrier of the present invention, which may be a conductive part for connecting a semiconductor element in some embodiments, and applying an energy from an energy introduction part to this contact part to electrically connect the conductive circuit to a semiconductor element or the conductive part to the electrode of the semiconductor element.

50 55 In the present invention, a "semiconductor device" means an assembly of semiconductor elements such as a silicon chip after dicing, a circuit substrate for mounting on a semiconductor device, a circuit substrate for LCD, a fine-pitched circuit substrate such as hybrid IC, and MCM substrate, and a "conductive circuit"

denotes a wide concept inclusive of not only wiring patterns, but also electrode, lead and the like.

The "energy for connecting semiconductor element" means an energy such as heat, pressure, ultrasonic wave, and two or more therefrom in combination, which are conventionally applied to connect the lead on a film carrier to the electrode of a semiconductor element.

A film carrier and a semiconductor element may be connected by forming an energy introduction part on the film carrier, which introduces energy for connection into the intended part. This construction is advantageous in that the energy for the connection can be directly applied to the connection between the film carrier and the semiconductor element, and the energy can be efficiently utilized with less occurrence of diffusion of the energy due to an insulating layer.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic cross section of one embodiment of the film carrier of the present invention.

Fig. 2 is a schematic cross section of another embodiment of the film carrier of the present invention.

Fig. 3 is a schematic view of one embodiment of the conductive part of the film carrier of the present invention, which is constituted by plural kinds of materials.

Fig. 4 is a schematic cross section of one embodiment of the semiconductor device of the present invention.

Fig. 5 is a schematic cross section of one embodiment of the method of the present invention for mounting a semiconductor element.

Fig. 6 is a schematic cross section of another embodiment of the film carrier of the present invention.

Fig. 7 is a schematic view of one embodiment of the conductive part of the film carrier of the present invention, which is constituted by plural kinds of materials.

Fig. 8 is a schematic cross section of one embodiment of the fabrication of the film carrier of the present invention.

Fig. 9 is a schematic cross section of another embodiment of the semiconductor device of the present invention.

Fig. 10 is a schematic cross section of another embodiment of the method of the present invention for mounting a semiconductor element.

DETAILED DESCRIPTION OF THE INVENTION

The film carrier of the present invention is explained in more detail by illustrating the figures.

Fig. 1 is a schematic cross section of one embodiment of the film carrier of the present invention. In this figure, A is a film carrier having a conductive circuit 2 laminated on an insulating layer 1. Said laminate has a conductive part 3 (conductive path 31) for connecting an external substrate (not shown), and an energy introduction part 4 (conductive path 41) for introducing an

energy for connecting a semiconductor element C.

The material of the insulating layer is subject to no particular limitation as long as it can stably support a conductive circuit, conductive path and the like, and substantially has electrical insulating property. Specific examples include various thermosetting resins and thermoplastic resins such as polyester resin, epoxy resin, urethane resin, polystyrene resin, polyamide resin, polyimide resin, acrylonitrile-butadiene-styrene copolymer resin (ABS resin), polycarbonate resin, silicone resin and fluororesin, with preference given to polyimide resin in view of the superior heat resistance, dimensional stability on heating and mechanical strength.

While the thickness of the insulating layer is not particularly limited, it is about 2-500 µm, preferably about 5-150 µm, to achieve sufficient mechanical strength and flexibility.

The material of the conductive circuit is subject to no particular limitation as long as it has conductivity, and is exemplified by various metals (e.g., gold, silver, copper, nickel and cobalt) and various alloys containing them as main components.

While the thickness of the conductive circuit is not particularly limited, it is generally about 1-200 µm, preferably about 5-80 µm.

The laminate of an insulating layer and a conductive circuit can be obtained by, for example, forming a conductive layer on an insulating layer and processing the conductive layer to form a desired circuit pattern (subtractive method).

In the subtractive method, a conductive layer is formed on an insulating layer by, for example, coating the insulating layer with a conductive paint containing a metal powder of the above-mentioned various metals or alloys or conductive particles such as carbon black, and a binder such as polyester, or a conductive membrane of the above-mentioned metals is formed on an insulating layer by sputtering, CVD, vacuum evaporation deposition and the like and the membrane is grown to the desired thickness by plating and the like. It is also possible to use, as a conductive layer, a foil of the above-mentioned metals and form an insulating layer on the foil by applying the above-mentioned various resins or a precursor solution thereof, followed by removal of the solvent, or to adhere a film of the above-mentioned various resins.

The laminate of an insulating layer and a conductive circuit can be also manufactured by directly processing a conductive material into a circuit pattern without forming a conductive layer (e.g., additive method and semi-additive method).

The above-mentioned conductive circuit is preferably coated with a metal having high connection reliability, such as gold, to ensure connection to the electrode of a semiconductor element. In this case, a layer of a barrier metal such as nickel is desirably interposed between said metal coating and the conductive circuit, depending on the kind of the metals used. The method

for forming the aforementioned metal coating and barrier metal layer includes, for example, plating method such as electrolytic plating and electroless plating, sputtering, ion plating and vacuum evaporation deposition.

The energy introduction part need only accept the energy for connection from outside and transmit same to the desired contact parts in the conductive circuit to connect the electrode of the semiconductor element. In the embodiment shown in Fig. 1, the energy introduction part 4 has a conductive path 41.

The material for said conductive parts 3 and 4 is subject to no particular limitation as long as it has conductivity, and may be known metallic materials, such as gold, silver, copper, platinum, zinc, tin, nickel, cobalt, indium, rhodium, chromium, tungsten and ruthenium, and various alloys containing same as components (e.g., solder, nickel-tin alloy and gold-cobalt alloy). Alternatively, a conductive paste containing dispersed conductive particles such as metallic powder and carbon black as mentioned above may be used.

The conductive parts 3 and 4 are protruded from the surface of the insulating layer 1 in Fig. 1. Accordingly, positioning upon contact with (or connection to) the mating connection parts, such as an energy supply means (not shown) and the electrode of external substrate, is facilitated, and can be performed with certainty. The height of the protrusion from the surface of the insulating layer 1 is not particularly limited, but it is suitably about 5-200 µm to secure contact with (or connection to) the mating connection parts and to improve reliability after connection.

The shape of the protrusion of the conductive parts 3 and 4 may be like mushroom (umbrella) as shown in Fig. 1, semi-sphere, prism, column, sphere, cone (e.g., circular cone and pyramid) or truncated shape. The bottom shape of the protrusion may be triangle, quadrilateral (e.g., square, rectangle, parallelogram and trapezoid), other polygon, circle or ellipse.

The conductive parts 3 and 4 can be formed by, for example, forming through-holes 32 and 42 in the insulating layer 1, thereby exposing a conductive circuit 2 at the bottom of said through-holes 32 and 42, and filling the through-holes 32 and 42 with a conductive substance.

A through-hole can be formed by, for example, mechanical processing such as punching, photolithographic processing, plasma processing, chemical etching processing and laser processing, with preference given to laser processing capable of elaborate processing required for fine-pitched products. In particular, the use of an ultraviolet laser having an oscillation wavelength in the ultraviolet range is preferable.

The diameter of the through-hole is about 5-500 µm. Specifically, the through-hole 42 forming the conductive path 41 preferably has a diameter of about 10-100 µm, and the through-hole 32 forming the conductive path 31 preferably has a diameter of about 10-300 µm.

The method for filling a conductive substance in the above-mentioned through-holes is not limited to a phys-

ical filling method comprising injecting a conductive substance into a through-hole with pressure. In addition to this method, plating method such as electrolytic plating and electroless plating, CVD or chemical filling may be used, which comprises immersing a portion where a through-hole is desired, into a melt metal bath to allow precipitation of a conductive substance. In particular, an electrolytic plating using a conductive circuit 2 as an electrode facilitates filling of a conductive substance.

10 In the present invention, it is also possible to expose a conductive circuit 2 without filling a conductive substance in the above-mentioned through-hole 42, and to use the exposed conductive circuit as an energy introduction part 4, as shown in Fig. 2. In this case, the exposed conductive circuit is desirably plated with a metal which ensures contact with an energy supply means, such as gold, silver, copper and solder. The through-hole 32 may be filled with a conductive substance (e.g., solder and conductive paste) immediately before connection to an external substrate. Such mode of embodiment which eliminates filling of a conductive substance in a through-hole in the configuration of a film carrier simplifies the structure of the film carrier and decreases the production costs. Where necessary, either the above-mentioned through-hole 32 or 42 alone may be filled with a conductive substance.

15 The conductive part 3 to be connected to an external substrate is formed inside the region E of the laminate of insulating layer 1 and conductive circuit 2, which region being designed to mount semiconductor element C in Fig. 1. According to this embodiment, the size (area) of the semiconductor device can be decreased to, for example, the size of the semiconductor element C, and electrode C1 of the semiconductor element C and a lead of the external substrate can be connected in a short distance, whereby a semiconductor device having superior electric properties can be obtained. The conductive part 3 may be formed outside the region E where the semiconductor element C is to be mounted, or at a position bridging both inside and outside said region E. In other words, since the position of the conductive part 3 can be determined optionally, the position of the connection to an external substrate can be unified even when the position of the electrode C1 varies among individual semiconductor elements C, which is desirable for standardizing electronic parts.

20 A conductor 33 to be connected to an external substrate is preferably formed on said conductive path 31, as shown in Fig. 1. The material of the conductor 33 may be or may not be the same with the material of the conductive path 31. In general, the same material is used, and when the same material is used, the conductor 33 and the conductive path 31 are preferably formed integrally.

25 30 35 40 45 50 55 The conductive part 3 and energy introduction part 4 may be made from two or more kinds of materials. Fig. 3 is a schematic view of one embodiment of the conductive part 3 (conductive path 31) which is constituted by plural kinds of materials. The conductive part 3 in this

figure contains an economical metal such as copper for the part 311 in contact with a conductive circuit 2, and a metal highly reliable in connection performance, such as gold, is used for the part 313 to be connected to an external substrate. A barrier metal such as nickel which can prevent interaction between the above-mentioned two kinds of metals is used for the intermediate part 312 in between the above-mentioned two parts 311 and 313.

Fig. 4 is a schematic cross section of one embodiment of the semiconductor device of the present invention. In this figure, electrode C1 of semiconductor element C is connected to conductive circuit 2 of the film carrier A of the present invention, which is the same as the one shown in Fig. 1, to mount the semiconductor element C on said film carrier A.

In the semiconductor device S shown in Fig. 4, a conductive part 3 to be connected to an external substrate is formed inside the region where the semiconductor element C is mounted. Therefore, the size (area) of the semiconductor device S is about the same as the size (area) of the semiconductor element C.

Fig. 5 includes schematic cross sections showing one embodiment of the present invention for mounting a semiconductor element. In this figure, as shown in Fig. 5(a), electrode C1 of semiconductor element C is brought into contact with the conductive circuit 2 of the film carrier A of the present invention, which is the same as the one shown in Fig. 1, and an energy is applied to said contact part via energy introduction part 4 in the film carrier A, as shown in Fig. 5(b), to connect said conductive circuit 2 to electrode C1, whereby a semiconductor device S which is the same as the one shown in Fig. 4 is obtained, as shown in Fig. 5(c).

The contact between the conductive circuit 2 and electrode C1 of semiconductor element C is accomplished by bringing the energy supply means T into contact with the energy introduction part 4 (conductive path 41 in Fig. 5), as shown in Fig. 5(b), and supplying the energy for the connection of the conductive circuit 2 to electrode C1 from the energy supply means T. The energy for said connection is exemplified by heat, ultrasonic wave, pressure and a combination of these, which is determined as appropriate according to the materials constituting the semiconductor element C and film carrier A.

When the film carrier A is similar to that shown in Fig. 2, for example, an energy supply means T is brought into contact with the exposed part of the conductive circuit 2 at the bottom of through-hole 42 to supply an energy for the connection of the conductive circuit 2 with electrode C1.

Another mode of embodying the film carrier of the present invention is explained in the following.

Fig. 6 is a schematic cross section of one embodiment of the film carrier of the present invention, wherein A is a film carrier comprising insulating layers 1a and 1b laminated on the both sides of the conductive circuit 2. This laminate contains a conductive part 3 to be con-

nected to an external substrate B and a conductive part 5 to be connected to a semiconductor element C, and the insulating layer 1a is partially removed on the opposite side from the conductive part 5 to expose part of the conductive circuit.

The conductive circuit is mostly covered with an insulating layer on both sides and is not exposed. The insulating layers 1a and 1b have through-holes 32 and 52, respectively, which reach the surface of the conductive circuit. In the through-hole 32, a conductive layer 34 is formed for improving connection to the conductive circuit and a ball 33 to be connected to an external substrate, thereby constituting the conductive part 3 to be connected to the external substrate B. The through-hole 52 and a conductive path 51 forming the conductive part 5 to be connected to the semiconductor element C.

The insulating layer 1a preferably has a thickness f about 7-20 μm so that it will not pose problems for the insertion of a jig (hereinafter to be referred to as energy supply jig) used for the application of energy to connect the semiconductor element.

The materials of the insulating layers 1a and 1b are as exemplified above wherein the materials may be the same or different.

The conductive circuit is basically covered with insulating layers 1a and 1b and is not exposed. Therefore, the pattern of the conductive circuit can be freely designed irrespective of the pattern of the semiconductor element. The conductive circuit may be formed in a multi-layer structure of two or more layers. Such construction enables three-dimensional design of the conductive circuit to allow fine-pitched or highly dense mounting.

The conductive part to be connected to the semiconductor element may be formed from a single kind of material or from two or more kinds of materials. Fig. 7 is a schematic view of one embodiment of the conductive part constituted by plural kinds of materials. In this figure, a cheap metal such as copper is used for the part 521 in contact with the conductive circuit 2, a metal highly reliable in connection performance, such as gold, is used for the part 523 to be connected to electrode C1 of semiconductor element C, and a barrier metal such as nickel which can prevent an interaction between the above-mentioned two kinds of metals is used for the intermediate part 522 in between the above-mentioned two parts 521 and 523. The conductive part 5 may be formed from four or more kinds of materials.

The conductive part 5 is protruded from the surface of the insulating layer 1b in Fig. 6. Therefore, positioning for the connection with the electrode C1 of the semiconductor element C is facilitated and the connection is ensured. While the height of the protrusion from the surface of the insulating layer 1b is not particularly limited, in view of an ensured connection to the electrode, it is suitably about 0.1-50 μm .

The end portion of the conductive part 5 can be optionally modified in shape according to the layout and shape of the electrode of the semiconductor element.

For example, when the electrode is planar, the end portion of the conductive part 5 is preferably made to have a mushroom-like shape or cone with a pointing tip. When the electrode is a protrusion, the end portion of the conductive part 5 is preferably made to have a planar end surface, such as prism or column. When the end surface is a plane, as in the latter case, the end portion of the conductive part 5 may be at the even level with the surface of the insulating layer 1b.

The conductive part 3 has a conductive layer 34 for improving connection to the conductive circuit 2, and a ball conductor 33 to be connected to the external substrate B.

The material of the conductor layer 34 may be any as long as it has conductivity, and is exemplified by the same kinds of metals exemplified for the conductive part or various alloys containing same as components. Particularly preferred is gold which has high connection reliability.

While the thickness of the conductive layer is not particularly limited, it is suitably about 0.01-10 µm to improve connection of the ball to the conductive circuit.

The material of the ball is exemplified by the same kinds of metals exemplified for the conductive part and various alloys containing same as components. Particularly preferred is solder which has superior shape modification performance and connection reliability.

The size of the ball is not particularly limited and may be determined as appropriate according to, for example, the size of the lead of the external substrate B. Generally, its diameter is suitably about 30-500 µm.

The shape of the ball may be other than the shape shown in Fig. 6, such as mushroom and cone, like the end portion of the conductive part 5 mentioned above.

The ball may be formed on the through-hole 32 when manufacturing the film carrier A, or formed immediately before connecting the film carrier A to the external substrate B.

The exposed part (4 in Fig. 6) of the conductive circuit, which is defined by the insulating layer 1a, is the part from which an energy for making a connection to the semiconductor element is introduced.

In Fig. 6, a through-hole 42 is formed in the insulating layer 1a opposite from the conductive part 5 (conductive path 51) to be connected to the semiconductor element C, and the conductive circuit is exposed at the bottom of the through-hole 42.

The shape of the through-hole 42 need only correspond to the energy supply jig, and is exemplified by circle, square and polygon, with preference given to circle.

The area of the exposed part 4 of the conductive circuit (area of the opening of through-hole 42 which forms exposed part 4 in Fig. 6) is 50-200%, preferably 70-150%, more preferably 80-130%, of the area of the conductive part 5 to be connected to the semiconductor element C (area of opening of through-hole 52 which forms conductive path 51 in Fig. 6). When the area of the exposed part 4 is not more than 200% of the area of the conductive part 5, release of the heat to be the

energy to make a connection to a semiconductor element, or dispersion of the ultrasonic oscillation, which phenomena being caused by too large an area of the exposed part 4, occurs less. Moreover, easy recognition of the position of conductive part 5 leads to less occurrence of connection failure. When the area is not less than 50%, absorption of the ultrasonic oscillation by insulating layer 1a due to the contact of the energy supply jig with the insulating layer 1a is less.

The conductive circuit exposed at the bottom of the through-hole 42 may be plated with gold, platinum, palladium, ruthenium and the like on the surface thereof for the prevention of oxidation.

The above-mentioned film carrier A can be prepared by, for example, the method shown in Fig. 8. The fabrication of the film carrier A is explained in the following in the order of the steps shown in Fig. 8.

(1) As shown in Fig. 8(a), a conductive circuit 2 is laminated on one surface of the insulating layer 1b.

(2) As shown in Fig. 8(b), a through-hole 52 is formed in the insulating layer 1b to expose the conductive circuit at the bottom of the through-hole 52. The diameter of the through-hole 52 is about 5-200 µm, preferably about 8-100 µm.

(3) As shown in Fig. 8(c), an insulating layer 1a is laminated on the surface of the conductive circuit, which has not been covered with the insulating layer. The insulating layer 1a can be formed by, for example, heat compression, extrusion forming, cast coating and the like.

(4) As shown in Fig. 8(d), through-holes 32 and 42 are formed in the insulating layer 1a to expose the conductive circuit at the bottom of the through-holes 32 and 42. The through-holes 32 and 42 can be formed by the same method as used for forming the above-mentioned through-hole 52. The diameter of the through-hole 32 is suitably about 50-400 µm.

(5) As shown in Fig. 8(e), a conductive substance is filled in the through-hole 52 to form a conductive part, and a conductive layer 34 is formed in the through-hole 32, whereby a film carrier A is completed.

In the fabrication of the film carrier A, the through-hole 52 may be formed after forming the insulating layer 1a, or through-holes 32 and 42 may be formed after forming the conductive path 51. The fabrication steps 50 may be subject to partial modification besides these.

Fig. 9 is a schematic cross section of one embodiment of the semiconductor device of the present invention. In this figure, electrode C1 of semiconductor element C is connected to the conductive part 5 (conductive path 51) to be connected to the semiconductor element C of the film carrier A of the present invention, which is the same as the one shown in Fig. 1, and the semiconductor element C is mounted on the film carrier A.

In Fig. 9, the semiconductor element C mounted on the film carrier A is covered with an insulating resin layer C2, and this insulating resin layer contacts the insulating layer 1b of the film carrier A.

In the semiconductor device S shown in Fig. 9, moreover, a conductive part 3 to be connected to the external substrate B is formed inside the region where the semiconductor element C is mounted. Accordingly, the size (area) of the semiconductor device S is about the same as the size (area) of the semiconductor element C.

By connecting the ball 33 of the semiconductor device S to the landing portion of the external substrate B, the semiconductor element C and the external substrate B are conducted in the direction of the thickness of the film carrier A.

Fig. 10 is a schematic cross section of one embodiment of the method for mounting a semiconductor element C on the film carrier A. In this figure, electrode C1 of semiconductor element C is connected to the conductive part 5 of the film carrier A of the present invention, which is the same as the one shown in Fig. 1, an energy supply jig T is inserted into the through-hole 42, the energy supply jig T is placed in contact with the exposed part 4 of the conductive circuit, and the energy for connecting semiconductor element is supplied from said energy supply jig T to connect the conductive part 5 to the electrode C1, whereby a semiconductor device S, which is the same as the one shown in Fig. 4, is obtained.

Example 1

The fabrication steps of the film carrier of Fig. 1 and the fabrication steps of a semiconductor device using said film carrier are given in the following.

(Preparation of film carrier)

A 25 μm thick polyimide resin layer was formed on a 18 μm thick copper foil, and the copper foil was processed to give a circuit pattern by etching, whereby a laminate of an insulating layer and a conductive circuit was obtained. This conductive circuit was plated with gold (thickness 1 μm) by electrolytic plating. Then, the conductive part in the insulating layer, which was to be connected to the external substrate, and the part where an energy introduction part was to be formed were subjected to a laser processing to give through-holes having a diameter of 60 μm . Said through-holes were filled with copper by electrolytic plating using the conductive circuit as an electrode, and subjected to gold plating (thickness 1 μm) to prevent oxidation of the copper, whereby to give a conductive path to be connected to an external substrate and an energy introduction part to connect a semiconductor element. These conductive path and energy introduction part protruded 10 μm from the insulator surface in a mushroom shape. A ball-shaped portion having a diameter of about 120 μm was

formed, using a solder, on the upper end of the conductive path to be connected to the external substrate, whereby a film carrier which was the same as the one shown in Fig. 1 was obtained.

(Mounting of semiconductor element)

The electrode of the semiconductor element was brought into contact with the conductive circuit of the above-mentioned film carrier, and a bonding tool was placed in the energy introduction part of said film carrier to supply ultrasonic wave energy. While supplying the energy, the conductive circuit and the electrode of the semiconductor element were adhered by compression to give a semiconductor device which was the same as the one shown in Fig. 4.

Example 2

The fabrication steps of the film carrier of Fig. 2 and the fabrication steps of a semiconductor device using said film carrier are shown in the following.

(Preparation of film carrier)

In the same manner as in Example 1 except that copper was not filled in the through-holes, and the conductive path to be connected to the external substrate and the energy introduction part were not formed to have a protrusion shape, a film carrier was prepared.

(Mounting of semiconductor element)

The electrode of a semiconductor element was brought into contact with the conductive circuit of the above-mentioned film carrier, and a bonding tool was placed in the energy introduction part of said film carrier. While supplying heat and ultrasonic wave energy to the conductive circuit exposed at the bottom of the through-hole, the conductive circuit and the electrode of the semiconductor element were adhered by compression to give a semiconductor device.

The semiconductor devices obtained in Examples 1 and 2 had approximately the same size with the semiconductor element. In these semiconductor devices, the continuity of the conductive circuit of the film carrier and the electrode of the semiconductor element was tested to find it in good condition.

Example 3

The fabrication steps of the film carrier of Fig. 6 and the fabrication steps of a semiconductor device using said film carrier are shown in the following.

(Preparation of film carrier)

(1) As shown in Fig. 8(a), a 25 μm thick polyimide resin layer was formed on a 18 μm thick copper foil,

and the copper foil was processed to give a circuit pattern by etching, whereby a laminate of a first insulating layer 5b and a conductive circuit was obtained.

(2) As shown in Fig. 8(b), a through-hole 52 having a diameter of 60 µm was formed in the first insulating layer 1b by photo-abrasion with eximer laser beam at the position where a conductive part to be connected to the semiconductor element was to be formed.

(3) As shown in Fig. 8(c), a 10 µm thick polyimide resin layer was adhered, by thermal compression, to the surface of the conductive circuit, which had not been covered with an insulating layer, to laminate a second insulating layer 1a.

(4) As shown in Fig. 8(d), through-holes 32 and 42 (diameter 100 µm and 75 µm, respectively) were formed in the second insulating layer 1a at the position where a conductive part for making a connection to an external substrate was to be formed, and the position from where the energy for making a connection to the semiconductor element was to be supplied, so that the conductive circuit was exposed at the bottom of the through-holes 32 and 42.

(5) As shown in Fig. 8(e), electrolytic plating was applied using the above-mentioned conductive circuit as an electrode to fill gold in the through-hole 52 in the first insulating layer 1b, as well as the through-hole 32 where a conductive part to be connected to the external substrate was to be formed in the second insulating layer 1a, whereby a conductive part 5 and a 1 µm thick conductive layer 34 were formed, respectively. The conductive part 5 protruded 15 µm in a mushroom shape from the surface of the first insulating layer 1b, and a solder ball 33 having a diameter of about 150 µm was formed on the conductive layer 34, whereby a film carrier A which was the same as the one shown in Fig. 1 was obtained.

(Mounting of semiconductor element)

As shown in Fig. 10, the electrode C1 of the semiconductor element C was brought into contact with the conductive part 5 of the above-mentioned film carrier A, and an energy supply jig T was inserted in the through-hole 42 in the second insulating layer 1a to place the energy supply jig T in the exposed part 4 of the conductive circuit. Ultrasonic wave oscillation was applied from the energy supply jig T to connect said conductive part 5 to the electrode C1 of the semiconductor element C, whereby a semiconductor device S which was the same as the one shown in Fig. 9 was obtained.

As has been described in detail, the present invention has enabled provision of fine-pitched or highly dense wiring of a semiconductor element, and assures easy and dependable electric connection of a film carrier to a semiconductor element.

The construction of the present invention wherein an energy for connection is supplied from the energy introduction part to make a connection of a film carrier to a semiconductor element is advantageous in that attenuation of the energy for connection due to an insulating layer occurs less, since the energy for connection can be directly introduced into conductive circuit, thus enabling efficient utilization of the energy, which in turn permits easy and efficient mounting of a semiconductor element.

Claims

1. A film carrier comprising, on a laminate of an insulating layer and a conductive circuit, a conductive part to be connected to an external substrate and an energy introduction part to supply an energy to connect a semiconductor element.
2. The film carrier of claim 1, wherein the semiconductor element is directly connected to the conductive circuit.
3. The film carrier of claim 1, wherein the conductive part to be connected to an external substrate, the energy introduction part, or a combination thereof has a conductive path penetrating the insulating layer in the thickness direction of the layer.
4. The film carrier of claim 1, wherein the energy introduction part is a conductive circuit exposed at the bottom of a hole penetrating the insulating layer in the thickness direction of the layer.
5. The film carrier of claim 1, wherein a second insulating layer is further laminated on the conductive circuit, a conductive part to make a connection to the semiconductor element is further formed, and the energy introduction part is the conductive circuit exposed at the position from where the energy is to be supplied.
6. The film carrier of claim 5, wherein the conductive part to make a connection to the semiconductor element has a conductive path penetrating the second insulating layer in the thickness direction of the layer.
7. The film carrier of claim 6, wherein the conductive circuit is exposed in an area corresponding to 50-200% of the area of the conductive part for making a connection to the semiconductor element.
8. The film carrier of claim 1, wherein the conductive part for making a connection to an external substrate is formed inside the region of the laminate of the conductive circuit and the insulating layer where the semiconductor element is to be mounted.

3. The film carrier of claim 1, wherein the energy to make a connection to the semiconductor element is selected from the group consisting of heat, pressure, ultrasonic wave and combinations thereof.

5

10. A semiconductor device comprising a semiconductor element mounted on the film carrier of claim 1.

11. A method for mounting a semiconductor element on the film carrier of claim 1, comprising bringing an electrode of the semiconductor element into contact with a conductive circuit of the film carrier, and applying an energy from an energy introduction part to the contact part to make a connection to the semiconductor element, thereby to connect the conductive circuit to the electrode of the semiconductor element.

10

15

12. The method of claim 11, wherein the energy is selected from the group consisting of heat, pressure, ultrasonic wave and combinations thereof.

20

13. A method for mounting a semiconductor element on the film carrier of claim 5, comprising bringing an electrode of the semiconductor element into contact with a conductive part of the film carrier, which conductive part being connected to the semiconductor element, and applying an energy from an energy introduction part to the contact part to make a connection to the semiconductor element, thereby to connect the conductive part to be connected to the semiconductor element to the electrode of the semiconductor element.

25

30

14. The method of claim 13, wherein the energy is selected from the group consisting of heat, pressure, ultrasonic wave and combinations thereof.

35

40

45

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5 (a)




FIG. 5 (b)




FIG. 5 (c)




FIG. 6




FIG. 7




FIG. 8 (a)



FIG. 8 (b)



FIG. 8 (c)




FIG. 8 (d)




FIG. 8 (e)




FIG. 9





FIG. 10



(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11)

EP 0 751 565 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
30.09.1998 Bulletin 1998/40

(51) Int. Cl.⁶: H01L 23/498, H01L 21/60

(43) Date of publication A2:
02.01.1997 Bulletin 1997/01

(21) Application number: 96110472.6

(22) Date of filing: 28.06.1996

(84) Designated Contracting States:
DE FR GB NL

• Morita, Shoji
Ibaraki-shi, Osaka 567 (JP)

(30) Priority: 30.06.1995 JP 165792/95

• Hino, Atsushi
Ibaraki-shi, Osaka 567 (JP)

(71) Applicant:
NITTO DENKO CORPORATION
Osaka 567 (JP)

• Sugimoto, Masakazu
Ibaraki-shi, Osaka 567 (JP)


(72) Inventors:
• Ouchi, Kazuo
Ibaraki-shi, Osaka 567 (JP)

(74) Representative:
von Kreisler, Alek, Dipl.-Chem. et al
Patentanwälte,
von Kreisler-Selting-Werner,
Bahnhofsvorplatz 1 (Deichmannhaus)
50667 Köln (DE)

(54) Film carrier for semiconductor device

(57) A film carrier comprising, on a laminate of an insulating layer and a conductive circuit, a conductive part to be connected to an external substrate and an energy introduction part to supply an energy to connect a semiconductor element, a semiconductor device, and a method for mounting a semiconductor element. The present invention has enabled provision of fine-pitched or highly dense wiring of a semiconductor element, and assures easy and dependable electric connection of a film carrier to a semiconductor element. The construction of the present invention wherein an energy for connection is supplied from the energy introduction part to make a connection of a film carrier to semiconductor element is advantageous in that attenuation of the energy for connection due to an insulating layer occurs less, since the energy for connection can be directly introduced into conductive circuit, thus enabling efficient utilization of the energy, which in turn permits easy and efficient mounting of a semiconductor element.

FIG. 1



EP 0 751 565 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 96 11 0472

DOCUMENTS CONSIDERED TO BE RELEVANT									
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)						
Y	EP 0 641 038 A (NITTO DENKO CORP) 1 March 1995 * column 3, line 46-57 * ---	1-4, 6, 8-14	H01L23/498 H01L21/60						
Y	US 5 250 469 A (TANAKA YASUYUKI ET AL) 5 October 1993 * claims 1-3; figure 4 * ---	1-4, 6, 8-14							
A	EP 0 482 940 A (NIPPON ELECTRIC CO) 29 April 1992 * claims 1-3; figure 4 * ---	1-14							
A	PATENT ABSTRACTS OF JAPAN vol. 012, no. 207 (E-621), 14 June 1988 & JP 63 004638 A (NEC CORP), 9 January 1988 * abstract *	1,10-14							
A	PATENT ABSTRACTS OF JAPAN vol. 018, no. 141 (E-1520), 9 March 1994 & JP 05 326623 A (MATSUSHITA ELECTRIC WORKS LTD), 10 December 1993 * abstract * * column 8, line 40-58; figure 3 * -----	1,11-14							
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)						
			H01L						
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 34%;">Examiner</td> </tr> <tr> <td>THE HAGUE</td> <td>30 July 1998</td> <td>Odgers, M</td> </tr> </table>				Place of search	Date of completion of the search	Examiner	THE HAGUE	30 July 1998	Odgers, M
Place of search	Date of completion of the search	Examiner							
THE HAGUE	30 July 1998	Odgers, M							
<p>CATEGORY OF CITED DOCUMENTS</p> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document </td> <td style="width: 33%; vertical-align: top;"> T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons S : member of the same patent family, corresponding document </td> </tr> </table>				X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document	T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons S : member of the same patent family, corresponding document				
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document	T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons S : member of the same patent family, corresponding document								